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METHOD AND CIRCUIT FOR INJECTING A 
PRECISE AMOUNT OF CHARGE ONTO A 
CIRCUIT NODE 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This application claims the benefit under 35 U.S.C. Section 
I I9(e) of the following commonly-assigned application: 
U.S. Provisional Patent Application Ser. No. 61/675,145, 
filed on Jul. 24, 2012, by Bruce R. Hancock, entitled "PRE-
CISION CHARGE INJECTOR," which application is incor-
porated by reference herein. 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH AND DEVELOPMENT 
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention relates to method and apparatus for inject-
ing charge in a circuit. 
2. Description of the Related Art 
A number of applications, notably in-pixel analog-to-digi-
tal conversion based on sigma-delta techniques, require a 
circuit that can precisely inject a very small amount of charge 
onto a node. The injected charge must be low noise, repeat-
able, controllable, reproducible from cell to cell, and insen-
sitive to the node voltage. Furthermore, the circuit must be 
compact and low power. The present invention satisfies this 
need. 
SUMMARY OF THE INVENTION 
The present invention discloses a method for injecting 
charge into a circuit node, comprising (a) resetting a capaci-
tor's voltage through a first transistor; (b) after the resetting, 
pre-charging the capacitor through the first transistor; and (c) 
after the pre-charging, further charging the capacitor through 
a second transistor, wherein: the second transistor is con-
nected between the capacitor and a circuit node or output, and 
the further charging draws charge through the second transis-
tor from the circuit node or output, thereby injecting charge 
into the circuit node or output. 
The transistors can be field effect transistors, the method 
further comprising (1) biasing a first gate of the first transistor 
at a fixed voltage VP_ above the first transistor's threshold 
voltage V,,; (2) biasing a second gate of the second transistor 
at a voltage below the second transistor's threshold voltage 
Vt2 ; (3) performing the resetting step, comprising bringing a 
drain of the first transistor to a reset voltage Vst<vp--Vtl 
wherein the first transistor operates in a linear resistive regime 
and the capacitor is discharged to V_,; (4) performing the 
pre-charging step, comprising raising the drain of the first 
transistor to a voltage V dd, which brings the first transistor 
into saturation and wherein the capacitor is charged to VP__ 
V,1 ; and (5) performing the further charging step, comprising 
raising the second gate to an injection Voltage V y>VP_ 
wherein the capacitor is charged to V y-Vt2 and a charge Q
-
C(V -Vp-+Vtl -Vt2) is injected through a drain of the 
second transistor into the circuit node and C is a capacitance 
of the capacitor. 
2 
The threshold voltages of the first transistor and second 
transistor can be matched such that V,=V, and Q-C(Vi nj-
Vp_). In one embodiment, (Vi -Vp_+V,,-V,)>kT/q or 
V,=V, and (V~ -VP e)>kT/q, where k is Boltzmann's con- 
s stare (1.3806488x10 -23 K m2kg S-2   K-1 ), T is temperature 
(Kelvin), and q is charge on an electron (1.60217657x10 -19 
coulombs (C)). 
Channel lengths of the transistors can be selected such that 
(V, -Vp_+V,l -V,2)>kT/q or V11=V12 and (Vi -VPre  )>kT/q 
io includes contributions due to the channel lengths' modulation 
by one or more of the drain voltages. 
The pre-charging can produce a soft reset of the capacitor 
when the first transistor goes into a sub-threshold regime 
during or due to the pre-charging, the method further com- 
15 prising increasing V_, in order to increase a time in the soft 
reset, or such that the time in soft reset is maximized. 
The first transistor, the second transistor, and V_, can be 
selected such that the soft reset persists long enough during 
the charging steps to reduce a variance of the injected charge 
20 to no more than kTC. 
The first transistor, the second transistor, and V_, can be 
selected such that the injecting of charge is shot noise limited. 
The V st, VP_, and Vi j  can be such that the injected charge 
is 10,000 times an electron charge or less. 
25 The method can performing multiple cycles comprising 
the resetting, precharging, and injecting, or resetting and pre-
charging, and provide a delay period between an end of each 
injecting and a start of the next resetting. 
The resetting can comprise discharging the capacitor to a 
3o reset voltage V_, through the first transistor; the pre-charging 
can charge the capacitor through the first transistor to a first 
voltage; and the further charging can subsequently charge the 
capacitor through the second transistor to a second voltage 
higher than the first voltage. 
35 	 The method can comprise (1) biasing the first transistor 
such that the first transistor is switched "on" and conducts 
charge from or to the capacitor, thereby discharging or reset-
ting the capacitor whilebiasing the second transistor suchthat 
the second transistor is switched "off' and does not conduct 
40 charge from or to the capacitor; (2) biasing the first transistor 
such that the transistor is switched "on" and conducts charge 
onto the capacitor, thereby pre-charging the capacitor while 
the second transistor is switched "off"; and (3) biasing the 
second transistor such that the second transistor is switched 
45 "on" and conducts charge onto the capacitor, thereby further 
charging the capacitor. 
The transistors can be field effect transistors and the bias-
ing can be such that (1) the first transistor is in linear resistive 
regime during the resetting and in a saturation regime and 
50 then a sub-threshold regime during the pre-charging; and (2) 
the second transistor is in a saturation regime and then a 
sub-threshold regime during or due to the further charging. 
The charging can produce a soft reset of the capacitor when 
the transistors go into a sub-threshold regime during or due to 
55 the pre-charging and further charging, and the method can 
further comprise selecting the biasing in order to increase a 
time in the soft reset, such that the time in soft reset is maxi-
mized, such that a variance of the injected charge is no more 
than kTC, and/or such that a charge of 10000 times the elec- 
60 trop charge or less is injected. 
The transistors can be n-MOS transistors, p-MOS transis- 
tors, or implemented in CMOS. The first transistor can be 
connected to the capacitor in a source follower configuration. 
The method can further comprise injecting the charge into 
65 a photodiode, wherein a read out circuit reads a signal pro- 
duced in the photodiode in response to radiation incident on 
the photodiode, the read out circuit determines a feedback or 
US 9,294,077 B2 
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modulation to provide the photodiode in response to the sig-
nal, and the read out circuit controls the further charging to set 
an amount of the injected charge to provide the feedback or 
modulation to the photodiode. 
The feedback or modulation can cancel charge saturation 
or balance or reduce noise in the photodiode. For example, the 
readout circuit (e.g., bank of comparators or analog to digital 
converters in an image sensor) can determine an amount of 
charge saturation (e.g., produced in the photodiode under 
high illumination due to radiation saturating the photodiode) 
and/or noise in the signal, and set/detennine an amount of 
injected charge (e.g., applied to the photodiode) that cancels/ 
reduces the charge saturation and/or reduces the noise in the 
photodiode and/or signal. 
The present invention further discloses a circuit for inject-
ing charge into a circuit node, comprising: (1) a capacitor; (2) 
a first transistor connected between the capacitor and one or 
more voltage or current sources, wherein the sources reset the 
capacitor's voltage and subsequently pre-charge the capaci-
tor through the first transistor; (3) a second transistor con-
nected between the capacitor and a circuit node or output, 
wherein, after the pre-charging, the capacitor draws charge 
through the second transistor from the circuit node or output, 
thereby injecting charge into the circuit node; and (4) one or 
more control circuits connected to the first transistor and the 
second transistor to control the voltage or current levels 
applied to one or more of the transistors' terminals, thereby 
controlling timing of the reset, the pre-charge, and the inject-
ing, and the amount of injected charge. 
The control circuits can comprise an analog to digital con-
verter or bank of comparators, and/or a read out circuit for a 
photodiode/photodetector. 
The present invention further discloses one or more pixels 
of an image sensor, each pixel comprising one of the circuits 
connected to a photodiode, wherein the read out circuit reads 
a signal produced in the photodiode in response to radiation 
incident on the photodiode, the read out circuit determines a 
feedback or modulation to provide the photodiode in 
response to the signal, and the read out circuit determines and 
sets the current or voltage levels that set the amount of the 
injected charge that provides the feedback or modulation to 
the photodiode. For example, the readout circuit can deter-
mine an amount of charge saturation (e.g., produced in the 
photodiode under high illumination due to radiation saturat-
ing the photodiode) or noise in the signal and set an amount of 
injected charge (e.g., applied to the photodiode) that cancels 
the charge saturation or balances/reduces the noise in the 
photodiode and/or signal. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Referring now to the drawings in which like reference 
numbers represent corresponding parts throughout: 
FIG. 1 illustrates a conventional charge injector. 
FIG. 2 illustrates a precision charge injector, according to 
one or more embodiments of the invention. 
FIG.3 illustrates simulated precision charge injectorwave-
forms with a 20 femto Farad (IF) capacitor and V j-v,- 200 
millivolts (mV), according to one or more embodiments of 
the invention, showing drain voltage V d , injection Voltage 
V , Voltage across the capacitor V(C), and injected charge 
Q., as a function of time in the cycle, wherein the injected 
charge is 2.8 fC or 17,000 e (e -L60217657x10 -19 cou-
lombs (C)), injection is performed on the first cycle, but not on 
the second, and there are opposite steps in the output charge 
due to gate-to-drain capacitance at the start and end of the 
injection. 
4 
FIG. 4 is a flowchart illustrating a method of injecting 
charge, according to one or more embodiments of present 
invention. 
FIG. 5 is a flowchart illustrating a method of fabricating a 
5 circuit, according to one or more embodiments of the inven-
tion. 
FIG. 6 illustrates an image sensor according to one or more 
embodiments of the invention. 
10 DETAILED DESCRIPTION OF THE INVENTION 
In the following description of the preferred embodiment, 
reference is made to the accompanying drawings which form 
a part hereof, and in which is shown by way of illustration a 
15 specific embodiment inwhichthe invention may be practiced. 
It is to be understood that other embodiments may be utilized 
and structural changes may be made without departing from 
the scope of the present invention. 
20 	 Technical Description 
As indicated above, a number of applications, notably in-
pixel analog-to-digital conversion based on sigma-delta tech-
niques, require a circuit that can precisely inject a very small 
25 amount of charge onto a node. 
The injected charge must be low noise, repeatable, control-
lable, reproducible from cell to cell and insensitive to the node 
voltage. Furthermore, the circuit must be compact and low 
power. 
30 	 The circuit of FIG.1 is commonly used, and it is adequate 
for larger charges. Initially, the capacitor Cl is discharged by 
use of metal oxide semiconductor field effect transistor 
(MOSFET) Ml (by applying voltage pulse 100 to the gate of 
Ml). Then, when a charge injection is required, the gate of 
35 MOSFET M2 is raised to some voltage, Vg (by applying 
voltage pulse 102 to the gate of M2). The capacitor Cl is 
charged to a threshold voltage below V g, and the charge 
needed to bring the capacitor to this voltage, Q-C(Vg V,), is 
injected (in this case, subtracted) onto the output node (Out) 
40 through the drain terminal of M2 (V, is transistor threshold 
voltage). Although this circuit meets many of the require-
ments, it has two drawbacks that limit its use for small 
charges. 
First, since the injected charge depends on the difference of 
45 the control voltage Vg and the threshold voltage V t, any uncer-
tainty or variation in the threshold voltage will have a large 
impact when the control voltage is near the threshold voltage. 
Second, transistor Ml will inject part of its channel charge 
onto the capacitor Cl when it is turned off. The amount of this 
50 charge will be dependent on the rate at which the gate of Ml 
is turned off, and so may be poorly controlled. 
One or more embodiments of the present invention have 
developed the circuit 200 of FIG. 2, which includes MOS-
FETs M3, M4 and capacitor C2, wherein M3 has a gate G3, 
55 source S3, and drain D3, and M4 has a gate G4, source S4, and 
drain D4. An n-type MOSFET (NMOS) implementation is 
shown, but a p-type MOSFET (PMOS) equivalent can also be 
made. The circuit of FIG. 2 can be used to inject charges of the 
order of 10,000 times the electron charge e =1.60217657x 
60 10-19 coulombs (C). 
In an implementation of the circuit of FIG. 2, the gate G3 of 
M3 is held at a fixed direct current (DC) voltage, V p_, which 
is above threshold (above threshold voltage V, of M3), and 
initially, the gate G4 of M4 is held low (below threshold 
65 voltage V t4 of M4). In order to reset the circuit, the drain D3 
of M3 is first brought to a reset voltage Vst<vp--V t3 . M3 
then operates in the linear (resistive) regime, and the capacitor 
US 9,294,077 B2 
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C2 is discharged to Vs,. Then, the drain D3 of M3 is raised to 
drain voltage Vd V dd, which brings M3 into saturation, and 
the capacitor C2 is charged to Vp_-V,. When an injection is 
required, the gate G4 of M4 is raised to V, j>Vp- . The capaci-
tor C2 is charged to Vi y-V, and a charge Q-C(V ~„ j-VPre  ) is 
injected through the drain of M4. The charge due to resetting 
has been eliminated, and the injected charge, which depends 
on the difference of two control voltages V ~ 
y 
 and Vp_, is 
independent of the threshold voltages V, and V141  to the 
extent that the threshold voltages V, of M3 and V, 4 of M4 are 
matched. This differencing will also remove the effects of any 
voltage drop in the ground return line Grid. 
Also shown in FIG. 2 are one or more control circuits 
202a-c for controlling timing and applying DC or waveforms/ 
pulses 204a, 204b to the transistor terminals G3, D3, G4. Also 
shown is the output Out/206. 
A more careful analysis is appropriate, to show how the 
circuit performs. It should be noted that many of these con-
siderations also apply to the circuit of FIG. 1; both were 
described above with simplistic models. The charging of a 
capacitor through a source follower-like circuit with no DC 
load, such as these, does not stop when the source voltage 
reaches a threshold voltage below the gate voltage. Rather, 
the transistor goes into the subthreshold regime, and soft reset 
ensues. In soft reset, the voltage increases logarithmically 
with time until it is ultimately limited by leakage current. As 
a result, the starting point and duration of the soft reset must 
be carefully controlled in order to achieve repeatable injec-
tion. Therefore, the circuit 200 must be reset on every injec-
tion cycle, whether or not an injection was done on the pre-
vious cycle. Sensitivity to the startingpoint is suppressed with 
increasing time in soft reset, so it may be useful to raise V s, 
so that it is just in the hard reset regime, maximizing the time 
in soft reset. 
Another feature of soft reset is that, due to its nonlinear 
feedback, it suppresses the kTC reset noise of the capacitor, 
where k is Boltzmann's constant, T is temperature in Kelvin, 
and C is capacitance of the capacitor. If the soft reset persists 
long enough for the voltage to rise several times kT/q, the 
charge variance on the capacitor is reduced to kTC/2, where q 
is the charge of the electron (1.60217657x10 - " coulombs 
(C)). Because there are two soft resets in the cycle, the vari-
ance of the final charge injection becomes kTC. If the charge 
injection is being used to balance an incoming current subject 
to shot noise, the variance of the equivalent incoming charge 
is CAV/q, where AV=V -VP_. So long as AV>kT/q, the 
system will be shot noise limited. The precision nature of one 
or more embodiments of the circuit 200 allows operation with 
small injections approaching this limit. 
Because the only DC path is from the source to the drain, 
the injected charge will be exactly equal to the change of 
charge on the capacitor C2, irrespective of the drain voltage. 
However, the dynamics of the soft reset will be affected by 
channel length modulation due to the drain voltage, produc-
ing a voltage offset of the order (kT/q)AL/L, where L is the 
channel length. Likewise, drain induced barrier lowering 
(DIBL) may modulate the effective threshold voltage V t4 of 
M4. Therefore, excessively short channel devices should be 
avoided. Nonetheless, the output impedance will be very 
high. 
The present invention also observes that there will inevita-
bly be some gate-to-drain capacitance that will couple charge 
to the output as the gate voltage of M4 is switched. However, 
this is entirely displacement charge, and will result in no net 
charge transfer after the gate voltage is returned to its initial 
value. Because, at the end of the soft reset period, M4 will be 
6 
in deep subthreshold, there will be virtually no channel 
charge and hence no channel charge injection. 
FIG. 3 shows typical waveforms 300a, 300b for operation 
of the circuit in FIG. 2. The cycle is divided into four phases. 
5 In the first, the capacitor C2 voltage is reset. Next is the 
precharge phase 302, which commences as soon as M3's 
drain voltage Vd is raised. Third is the injection phase 304, 
when M4's gate is raised. The gate G3 and drain D3 of M3 are 
unchanged. However, the subthreshold current of M3 is rap- 
io idly shut off as the source voltage rises. Finally, there must be 
a delay period 306 between the end of the inj ection phase 304 
and the start of the next reset phase, since any overlap could 
result in (relatively) very large currents flowing through M4. 
In FIG. 3, note the opposite steps 308, 310 in the output 
15 charge due to gate-to-drain capacitance at the start and end of 
the injection 304. 
The circuit of FIG. 2 is best operated on a continuous, 
uniform cycle 312a, 312b. If injection is not needed, the gate 
G4 of M4 is simply held low, while the rest of the cycle 312b 
20 is continued. This effectively extends the precharge phase 
302, showing why it is essential to reset on every cycle 312a, 
312b. An added degree of uniformity can be obtained, if 
desired, by adding a second injection transistor to perform a 
dummy injection when an injection is not needed. The 
25 dummy injection may be dumped, for instance to the power 
supply. 
Process Steps 
FIG. 4 illustrates a method for injecting charge into a 
circuit node. The method can comprise the following steps. 
30 Block 400 represents providing and initializing a circuit for 
injecting charge into a circuit node or output. The output of 
the circuit can be connected to a photodiode in a pixel of an 
image sensor, for example. The circuit can comprise a first 
transistor M3, a capacitor C2, and a second transistor M4, as 
35 set forth in FIG. 2. The step can comprise biasing a first gate 
G3 of the first transistor M3 at a fixed voltage V P_ above the 
first transistor's threshold voltage V,; and biasing a second 
gate G4 of the second transistor M4 at a voltage below the 
second transistor's threshold voltage V,,,. The first transistor 
40 can be connected to the capacitor in a source follower con-
figuration. The first transistor and the second transistor can be 
connected to the capacitor in a differential pair configuration. 
Block 402 represents resetting the capacitor's voltage 
through the first transistor. 
45 	 The step can comprise biasing (e.g., a gate and/or one or 
more terminals of) the first transistor such that the first tran-
sistor is switched "on" and conducts charge (e.g. through the 
first transistor's channel) from or to the capacitor, thereby 
discharging or resetting the capacitor, while biasing a second 
50 gate of the second transistor such that the second transistor is 
switched "off' and does not conduct charge (e.g., through its 
channel) from or to the capacitor. 
The resetting can comprise discharging the capacitor to a 
reset voltage V_, through the first transistor. 
55 	 The biasing can be such that the first transistor is in linear 
resistive/ohmic regime (e.g., V 11>Vt3 andVDS<-V,,-V, for 
M3, where VDs is drain source voltage and V ~s is gate source 
voltage) during the resetting. The transistors can be field 
effect transistors (FETs) M3, M4 and the resetting can com- 
bo prise bringing a drain D3 of the first transistor M3 to a reset 
voltage Vs,<Vp_-V, wherein the first transistor M3 oper-
ates in a linear resistive regime and the capacitor C2 is dis-
charged to V_,. 
Block 404 represents, after the resetting, pre-charging the 
65 capacitor through the first transistor. 
The step can comprise biasing (e.g., a gate and/or one or 
more terminals of) the first transistor such that the transistor is 
US 9,294,077 B2 
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switched "on" and conducts charge (e.g., through its channel) 
onto the capacitor, thereby pre-charging the capacitor while 
the second transistor is switched "off'. 
The pre-charging can charge the capacitor through the first 
transistor to a first voltage. 
In the case where the transistors include field effect tran-
sistors M3, M4, the step can comprise raising the drain D3 of 
the first transistor M3 to a voltage V dd, which brings the first 
transistor into saturation (e.g., V, S?V, andVDs>V,,—V,) 
and wherein the capacitor C2 is charged to V 1 ,.e—V1 . 
The pre-charging can produce a soft reset of the capacitor 
C2 when the first transistor M3 goes into a sub-threshold 
regime (e.g., V,s<V,) due to or during the pre-charging. In 
this case, the method can further comprise increasing V s, in 
order to increase a time in the soft reset, or such that the time 
in soft reset is maximized. 
The biasing can be such that the first field effect transistor 
M3 is in a saturation regime and then a sub-threshold regime 
during the pre-charging. 
Block 406 represents, after thepre-charging, further charg-
ing the capacitor through a second transistor, wherein the 
second transistor is connected between the capacitor and a 
circuit node (output, out), and the further charging draws 
charge through the second transistor from the circuit node, 
thereby injecting charge into the circuit node or output. 
The step can comprise biasing (e.g., a gate and/or one or 
more terminals of) the second transistor such that the second 
transistor is switched "on" and conducts charge (e.g., through 
its channel) onto the capacitor, thereby further charging the 
capacitor. 
The further charging can charge the capacitor through the 
second transistor to a second voltage higher than the first 
voltage in the pre-charging step. 
In the case of where the transistors are field effect transis-
tors M3, M4, the step can comprise raising the second gate of 
the second transistor M4 to an injection voltage V i y>VP_ 
wherein the capacitor C2 is charged to V i y—V, and a charge 
Q
—
C(Vi —Vp_+V,—V,4) is injected through a drain D4 of 
the second transistor M4 into the circuit node and C is a 
capacitance of the capacitor. 
The threshold voltages of the first transistor M3 and second 
transistor M4 can be matched such that V,=V, 4 and Q—C 
(V —VP_). In one or more embodiments, (V —Vp_+V,-
V,4)>kT/q or V,-V,4 and (V ,j—VP_)>kTlq. 
The biasing can be such that the second field effect tran-
sistor M4 is in a sub-threshold regime (e.g., V, S<V,4) during 
the further charging, or in a saturation regime (e.g., V,,—>V, 
and VDS>V,,—V,4) and then a sub-threshold regime (e.g., 
V,S<V,4) during the further charging, where V, S is gate 
source voltage and VD, is drain source voltage. 
Channel lengths of the transistors can be selected such that 
(V —Vp_+V,—V,4)>kT/q or V, V,4 and (V —Vp_)>kT/q 
includes contributions due to the channel lengths' modulation 
by one or more of the drain voltages. 
The first transistor, the second transistor, and/or biasing 
(e.g. VJ can be selected such that the injecting of charge is 
shot noise limited. For example, the voltages VP_, V , and 
Vs, can be such that the injected charge is 1.65 femtoCou-
lombs (fC) or less, or 10,000 times an electron charge or less, 
or 2.8 fC or less, or 17,000 e or less (or no more than these 
charge values). 
The first transistor, the second transistor, and/or biasing 
(e.g., VJ can be selected such that the soft reset persists long 
enough forthe capacitor's voltage to rise several times kT/qto 
reduce a charge variance on the capacitor to no more than 
8 
kTC/2 during each of the pre-charging and further charging 
phases, such that a variance of the injected charge is no more 
than kTC. 
The step can comprise injecting the charge into a photo- 
5 diode, wherein a read out circuit reads a signal produced inthe 
photodiode in response to radiation incident on the photo-
diode. The read out circuit can determine a feedback or modu-
lation to provide the photodiode in response to the signal. The 
read out circuit can control the further charging to set an 
io amount of the injected charge to provide the feedback or 
modulation to the photodiode. 
The feedback or modulation can cancel charge saturation, 
or balance or reduce noise, in the photodiode. For example, an 
amount of the injected charge injected into the photodiode 
15 can be determined by feedback from the read out circuit, bank 
of comparators, or analog to digital converter in an image 
sensor, the feedback can be in response to the signal, and the 
amount of injected charge can be applied to the photodiode to 
cancel charge saturation (e.g., produced in the photodiode in 
20 response to the radiation or under high illumination). 
The gate G3 of M3 can be held at the fixed direct current 
(DC) voltage, VP_ during the resetting 402, pre-charging 404, 
and further charging 406. 
Block 408 represents repeating steps to perform multiple 
25 cycles comprising the resetting, precharging, and further 
charging steps of Blocks 402 -406 or the resetting and pre-
charging steps of 402-404, and providing a delay period 
between an end of each injecting and a start of the next 
resetting. 
30 	 FIG. 5 illustrates a method of fabricating a circuit 200 for 
injecting charge into a circuit node. 
Block 500 represents providing a capacitor C2. 
Block 502 represents providing a first transistor M3 con-
nected between the capacitor C2 and a voltage/current source 
35 or rail, wherein the voltage/current source resets the capaci-
tor's C2 voltage and subsequently pre-charges the capacitor 
C2 through the first transistor M3. 
Block 504 represents providing a second transistor M4 
connected between the capacitor C2 and a circuit node out, 
40 wherein, after the pre-charging, the capacitor C2 draws 
charge Q through the second transistor M4 from the circuit 
node out, thereby injecting charge into the circuit node out. 
Block 506 represents providing one or more control cir-
cuits 202a-c connected to the first transistor M3 and the 
45 second transistor M4 to control bias/current levels applied 
(via current/voltage sources) to each of the transistor's gates/ 
one or more terminals G3, D3, G4 and thereby control timing 
and amount of the reset, the pre-charge, and the charge that is 
injected. The control circuits can be implemented in any 
5o number of ways using one or more components, e.g., on/in a 
chip, computer, microcontroller, comparator, modulator, 
sigma delta modulator, analog to digital converter, etc. The 
control circuits can comprise one or more voltage or current 
sources used to provide the waveforms, pulses, voltage/cur- 
55 rent levels applied to the terminals in the circuit 200. 
The control circuits 202a-c can comprise a read out circuit 
that reads a signal produced in a photodiode in response to 
radiation/light incident on the photodiode. 
Block 508 represents connecting the output out 206 to an 
60 output circuit, including, for example, a photodiode/photode- 
tector. The photodiode can be in a pixel of an image sensor. 
FIG. 6 illustrates an image sensor 600 according to one or 
more embodiments of the invention, comprising one or more 
pixels 602, each pixel 602 comprising one of the circuits 200 
65 connected to a photodiode 604, the sensor 600 further com- 
prising a read out circuit 606 that reads a signal/waveform 608 
produced in the photodiode 604 in response to the radiation/ 
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light/image/illumination incident on a photodiode 604. An 	 (b) biasing a second gate of a second transistor at a voltage 
amount of the injected charge Q injected in the photodiode 	 below the second transistor's threshold voltage V,, 
604 from the circuit 200 can be determined by feedback 610 	 wherein the second transistor is a field effect transistor 
from the read out circuit 606, and the feedback 610 can be in 	 connected between a capacitor and a circuit node; 
response to, or determined by, the signal 608. For example, 5 	 (c) resetting the capacitor's voltage through the first tran- 
the read out circuit 606 can determine a feedback 610 or 	 sistor, comprising bringing a drain of the first transistor 
modulation to provide the photodiode 604 in response to the 	 to a reset voltage V_,<Vp_ V,, wherein the first tran- 
signal 608, and the read out circuit can determine and set the 	 sistor operates in a linear resi stive regime and the capaci- 
current or voltage levels (e.g., V , y and/or Vd) that set the 	 tor is discharged to V_,; 
amount of the injected charge Q that provides the feedback 10 	 (d) after the resetting, pre-charging the capacitor through 
610 or modulation to the photodiode 604. 	 the first transistor, comprising raising the drain of the 
The read out circuit 606 can determine an amount of charge 	 first transistor to a voltage V dd, which brings the first 
saturation in the signal 608 due to radiation saturating the 	 transistor into saturation and wherein the capacitor is 
photodiode 604. The read out circuit 606 can determine an 	 charged to Vp_—V,,; and 
amount of noise (e.g., shot noise) in the signal 608. The read 15 	 (e) after the pre-charging further charging the capacitor 
out circuit 606 can then control the further charging wherein 	 through a second transistor, comprising raising the sec- 
an amount of the injected charge Q cancels the charge satu- 	 ond gate to an injection Voltage V J>VP_ wherein the 
ration, or balances or reduces the noise in the photodiode 604 	 capacitor is charged to V y —V t2 and a charge Q —C(V — 
and/or in the signal 608. For example, the read out circuit 606 
	
Vp_+Va
—
V,) is injected through a drain of the second 
can determine and set the current or voltage levels (in the 20 	 transistor onto the circuit node and C is a capacitance of 
transistors of 200) that set the amount of the injected charge Q 	 the capacitor. 
(applied to each photodiodes 604) that cancels the charge 	 2. The method of claim 1, wherein the threshold voltages of 
saturation produced in the photodiode 604 under high illumi- 	 the first transistor and second transistor are matched such that 
nation, and/or balances or reduces the noise in the photodiode 	 V,, V,  and Q—C(V y — Vp—)- 
604 and/or signal 608. For example, the read out circuit 606 25 	 3. The method of claim 1, wherein: 
can set V , or output the feedback 610 that sets V , to 	 (V —VP_+Va—V,)>kT/q or V,, V,  and (V —V P_) 
control the amount of injected charge Q that cancels the 	 >kT/q, where k is Boltzmann's constant, T is tempera- 
charge saturation, and/or balances or reduces the noise, in the 	 ture, and q is the charge on an electron. 
photodiode 604 and/or signal 608. 	 4. The method of claim 1, wherein the pre-charging pro- 
The read out circuit 606 can read the signal 608 produced so duces a soft reset ofthe capacitor when the first transistor goes 
by the photodiode 604 via buffer and row select transistors 	 into a sub-threshold regime during the pre-charging, the 
612 (the pixels 602 in the image sensor 600 can be disposed 	 method further comprising increasing V_,: 
in rows and columns). The read out circuit 606 can comprise 	 in order to increase a time in the soft reset, or 
an analog to digital converter 616a that converts the analog 	 such that the time in soft reset is maximized. 
signal 608 produced in the pixels 602 in response to the 35 	 5. The method of claim 4, wherein the soft reset persists 
radiation incident on thephotodiodes 604, into a digital signal 
	
long enough during the charging steps to reduce a variance of 
614. The read out circuit 606 can comprise one or more 	 the injected charge to less than kTC. 
comparators 616b, analog to digital converters, and/or sigma 	 6. The method of claim 1, wherein the voltages are selected 
delta modulators, etc. The sigma delta modulators can com- 	 such that the injecting of the charge is shot noise limited. 
prise comparators 616b (determining and outputting the feed-  40 7. The method of claim 1, wherein the V, V P,.e , and V y 
back 610 and digital signal 614) and decimator 618 perform- 	 are such that the injected charge is less than 10,000 times an 
ing decimation of a bit stream in the digital signal 614, before 	 electron charge. 
outputting an output signal 620 to the sensor output 622. 	 8. The method of claim 1, further comprising: 
The present invention is not limited to applications involv- 	 performing multiple cycles comprising the steps (c)-(e) or 
ing image sensors. For example, one or more embodiments of 45 	 (c)-(d). 
the present invention can be implemented in any circuit or 	 9. The method of claim 1, wherein the field effect transis- 
application where charge injection or precision charge injec- 	 tors are n-MOS transistors, p-MOS transistors, or imple- 
tion is useful. 	 mented in CMOS. 
10. The method of claim 1, further comprising injectingthe 
CONCLUSION 	 50 charge into a photodiode via the circuit node, wherein: 
a read out circuit reads a signal produced in the photodiode 
This concludes the description of the preferred embodi- 	 in response to radiation incident on the photodiode, 
ment of the present invention. The foregoing description of 	 the read out circuit determines a feedback to provide the 
one or more embodiments of the invention has been presented 	 photodiode in response to the signal, 
for the purposes of illustration and description. It is not 55 	 the feedback comprises the charge Q injected onto the 
intended to be exhaustive or to limit the invention to the 	 circuit node, and 
precise form disclosed. Many modifications and variations 	 the readout circuit controls the feedback to the photodiode. 
are possible in light of the above teaching. It is intended that 	 11. The method of claim 10, wherein the feedback cancels 
the scope of the invention be limited not by this detailed 	 charge produced in the photodiode in response to the radia- 
description, but rather by the claims appended hereto. 	 60 tion. 
12. A method for injecting charge onto a circuit node, 
What is claimed is: 	 comprising: 
1. A method for injecting charge onto a circuit node, com- 	 resetting a capacitor's voltage through a first transistor, 
prising: 	 comprising biasing the first transistor such that the first 
(a) biasing a first gate of a first transistor at a fixed voltage 65 	 transistor is switched "on" and conducts charge from or 
VP_ above the first transistor's threshold voltage Va, 	 to the capacitor, thereby discharging or resetting the 
wherein the first transistor is a field effect transistor; 	 capacitor while biasing a second transistor such that the 
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second transistor is switched "off' and does not conduct 
charge from or to the capacitor, 
after the resetting, pre-charging the capacitor through the 
first transistor, comprising biasing the first transistor 
such that the first transistor is switched "on" and con-
ducts charge onto the capacitor, thereby pre-charging the 
capacitor while the second transistor is switched "off"; 
and 
after the pre-charging, further charging the capacitor 
through a second transistor, comprising biasing the sec-
ond transistor such that the second transistor is switched 
"on" and conducts charge onto the capacitor, thereby 
further charging the capacitor; and 
wherein: 
the second transistor is connected between the capacitor 
and a circuit node, and 
the further charging injects charge through the second 
transistor onto the circuit node. 
13. The method of claim 12, wherein: 
the resetting comprises discharging the capacitor to a reset 
voltage V_, through the first transistor, 
the pre-charging charges the capacitor through the first 
transistor to a first voltage; and 
the further charging subsequently charges the capacitor 
through the second transistor to a second voltage higher 
than the first voltage. 
14. The method of claim 12, wherein the transistors are 
field effect transistors and the biasing is such that: 
the first transistor is: 
in a linear resistive regime during the resetting; and 
in a saturation regime and then a sub-threshold regime 
during the pre-charging; and 
the second transistor is in a saturation regime and then a 
sub-threshold regime during the further charging. 
15. The method of claim 12, wherein the charging produces 
a soft reset of the capacitor when the transistors go into a 
sub-threshold regime during the pre-charging and further 
charging, the method further comprising selecting the biasing 
and timing signals applied to the transistor: 
in order to increase a time in the soft reset, 
such that the time in soft reset is maximized, 
such that a variance of the injected charge is less than kTC, 
and/or 
such that the charge of less than 10000 times the electron 
charge is injected. 
16. The method of claim 12, wherein the first transistor and 
the second transistor are connected to the capacitor in a dif-
ferential pair configuration. 
12 
17. An apparatus for injecting charge onto a circuit node, 
comprising: 
one or more first circuits, each first circuit comprising: 
(a) a capacitor having a capacitance C; 
5 	 (b) a first field effect transistor connected to the capaci- 
tor; 
(c) a second field effect transistor connected to the 
capacitor between the capacitor and a circuit node; 
and 
10 	
one or more second circuits connected to the first transistor 
and the second transistor in each of the first circuits, to 
control voltage or current levels applied to transistors via 
one or more voltage or current sources, wherein the 
15 	 voltage or current levels: 
bias first gate of the first field effect transistor at a fixed 
voltage VP_ above the first field effect transistor's 
threshold voltage V,,; 
bias a second gate of the second field effect transistor at 
20 	 a voltage below the second field effect transistor's 
threshold voltage V,; 
bring a drain of the first field effect transistor to a reset 
voltage V_,<Vp_—V,, wherein the first field effect 
transistor operates in a linear resistive regime and the 
25 	 capacitor is reset and discharged to V_,; 
after the resetting, raise the drain of the first field effect 
transistor to a voltage Vdd, which brings the first tran-
sistor into saturation, wherein the capacitor is pre-
charged to Vp--V,,; and 
so 	
after the pre-charging, raise the second gate to an injec- 
tion Voltage V, j>Vp_ wherein the capacitor is 
charged to Vi y—Vtz and a charge Q—C(V ~„ —V re  + 
~ 
P 
Vti —Vtz) is injected through a drain of the second 
35 	 transistor onto the circuit node. 
18. The apparatus of claim 11, further comprising: 
one or more pixels of an image sensor, each of the one or 
more pixels comprising a photodiode connected to one 
of the circuit nodes, wherein: 
40 	 the photodiode, in each of the one or more pixels, pro- 
duces one or more signals in response to radiation 
incident on the photodiode, 
the photodiode, in each of the one or more pixels, 
receives feedback in response to the one or more 
45 	 signals, and 
the feedback comprises the charge Q injected onto the 
one of the circuit nodes connected to the photodiode. 
